mirror of
https://github.com/riscv-software-src/opensbi.git
synced 2025-08-24 23:41:23 +01:00
3284bea833
Some of the upcoming SBI extensions (such as SSE) will directly update register state so improve the prototype of ecall handler to accommodate this. Further, this flexibility allows us to push the trap redirection from sbi_ecall_handler() to the sbi_ecall_legacy_handler(). Signed-off-by: Anup Patel <apatel@ventanamicro.com>
67 lines
1.3 KiB
C
67 lines
1.3 KiB
C
/*
|
|
* SPDX-License-Identifier: BSD-2-Clause
|
|
*
|
|
* Copyright (c) 2023 Ventana Micro Systems Inc.
|
|
*
|
|
*/
|
|
|
|
#include <sbi/sbi_ecall.h>
|
|
#include <sbi/sbi_ecall_interface.h>
|
|
#include <sbi/sbi_error.h>
|
|
#include <sbi/sbi_trap.h>
|
|
#include <sbi/sbi_cppc.h>
|
|
|
|
static int sbi_ecall_cppc_handler(unsigned long extid, unsigned long funcid,
|
|
struct sbi_trap_regs *regs,
|
|
struct sbi_ecall_return *out)
|
|
{
|
|
int ret = 0;
|
|
uint64_t temp;
|
|
|
|
switch (funcid) {
|
|
case SBI_EXT_CPPC_READ:
|
|
ret = sbi_cppc_read(regs->a0, &temp);
|
|
out->value = temp;
|
|
break;
|
|
case SBI_EXT_CPPC_READ_HI:
|
|
#if __riscv_xlen == 32
|
|
ret = sbi_cppc_read(regs->a0, &temp);
|
|
out->value = temp >> 32;
|
|
#else
|
|
out->value = 0;
|
|
#endif
|
|
break;
|
|
case SBI_EXT_CPPC_WRITE:
|
|
ret = sbi_cppc_write(regs->a0, regs->a1);
|
|
break;
|
|
case SBI_EXT_CPPC_PROBE:
|
|
ret = sbi_cppc_probe(regs->a0);
|
|
if (ret >= 0) {
|
|
out->value = ret;
|
|
ret = 0;
|
|
}
|
|
break;
|
|
default:
|
|
ret = SBI_ENOTSUPP;
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
struct sbi_ecall_extension ecall_cppc;
|
|
|
|
static int sbi_ecall_cppc_register_extensions(void)
|
|
{
|
|
if (!sbi_cppc_get_device())
|
|
return 0;
|
|
|
|
return sbi_ecall_register_extension(&ecall_cppc);
|
|
}
|
|
|
|
struct sbi_ecall_extension ecall_cppc = {
|
|
.extid_start = SBI_EXT_CPPC,
|
|
.extid_end = SBI_EXT_CPPC,
|
|
.register_extensions = sbi_ecall_cppc_register_extensions,
|
|
.handle = sbi_ecall_cppc_handler,
|
|
};
|