mirror of
https://github.com/riscv-software-src/opensbi.git
synced 2025-08-24 23:41:23 +01:00

Some of the upcoming SBI extensions (such as SSE) will directly update register state so improve the prototype of ecall handler to accommodate this. Further, this flexibility allows us to push the trap redirection from sbi_ecall_handler() to the sbi_ecall_legacy_handler(). Signed-off-by: Anup Patel <apatel@ventanamicro.com>
51 lines
1.2 KiB
C
51 lines
1.2 KiB
C
// SPDX-License-Identifier: BSD-2-Clause
|
|
/*
|
|
* Copyright (C) 2023 Renesas Electronics Corp.
|
|
*
|
|
*/
|
|
#include <andes/andes45.h>
|
|
#include <andes/andes_sbi.h>
|
|
#include <sbi/riscv_asm.h>
|
|
#include <sbi/sbi_error.h>
|
|
|
|
enum sbi_ext_andes_fid {
|
|
SBI_EXT_ANDES_FID0 = 0, /* Reserved for future use */
|
|
SBI_EXT_ANDES_IOCP_SW_WORKAROUND,
|
|
};
|
|
|
|
static bool andes45_cache_controllable(void)
|
|
{
|
|
return (((csr_read(CSR_MICM_CFG) & MICM_CFG_ISZ_MASK) ||
|
|
(csr_read(CSR_MDCM_CFG) & MDCM_CFG_DSZ_MASK)) &&
|
|
(csr_read(CSR_MMSC_CFG) & MMSC_CFG_CCTLCSR_MASK) &&
|
|
(csr_read(CSR_MCACHE_CTL) & MCACHE_CTL_CCTL_SUEN_MASK) &&
|
|
misa_extension('U'));
|
|
}
|
|
|
|
static bool andes45_iocp_disabled(void)
|
|
{
|
|
return (csr_read(CSR_MMSC_CFG) & MMSC_IOCP_MASK) ? false : true;
|
|
}
|
|
|
|
static bool andes45_apply_iocp_sw_workaround(void)
|
|
{
|
|
return andes45_cache_controllable() & andes45_iocp_disabled();
|
|
}
|
|
|
|
int andes_sbi_vendor_ext_provider(long funcid,
|
|
struct sbi_trap_regs *regs,
|
|
struct sbi_ecall_return *out,
|
|
const struct fdt_match *match)
|
|
{
|
|
switch (funcid) {
|
|
case SBI_EXT_ANDES_IOCP_SW_WORKAROUND:
|
|
out->value = andes45_apply_iocp_sw_workaround();
|
|
break;
|
|
|
|
default:
|
|
return SBI_EINVAL;
|
|
}
|
|
|
|
return 0;
|
|
}
|