mirror of
https://github.com/riscv-software-src/opensbi.git
synced 2025-08-24 15:31:22 +01:00
13d40f21d5
RISC-V SBI v0.3 specification defined a PMU extension to configure/start/stop the hardware/firmware pmu events. Implement PMU support in OpenSBI library. The implementation is agnostic of event to counter mapping & mhpmevent value configuration. That means, it expects platform hooks will be used to set up the mapping and provide the mhpmevent value at runtime. Reviewed-by: Anup Patel <anup.patel@wdc.com> Signed-off-by: Atish Patra <atish.patra@wdc.com>
74 lines
2.3 KiB
C
74 lines
2.3 KiB
C
/*
|
|
* SPDX-License-Identifier: BSD-2-Clause
|
|
*
|
|
* Copyright (c) 2021 Western Digital Corporation or its affiliates.
|
|
*
|
|
* Authors:
|
|
* Atish Patra <atish.patra@wdc.com>
|
|
*/
|
|
|
|
#ifndef __SBI_PMU_H__
|
|
#define __SBI_PMU_H__
|
|
|
|
#include <sbi/sbi_types.h>
|
|
#include <sbi/sbi_hartmask.h>
|
|
#include <sbi/sbi_scratch.h>
|
|
#include <sbi/sbi_ecall_interface.h>
|
|
|
|
/* Event related macros */
|
|
/* Maximum number of hardware events that can mapped by OpenSBI */
|
|
#define SBI_PMU_HW_EVENT_MAX 64
|
|
|
|
/* Maximum number of firmware events that can mapped by OpenSBI */
|
|
#define SBI_PMU_FW_EVENT_MAX 32
|
|
|
|
/* Counter related macros */
|
|
#define SBI_PMU_FW_CTR_MAX 16
|
|
#define SBI_PMU_HW_CTR_MAX 32
|
|
#define SBI_PMU_CTR_MAX (SBI_PMU_HW_CTR_MAX + SBI_PMU_FW_CTR_MAX)
|
|
|
|
/** Initialize PMU */
|
|
int sbi_pmu_init(struct sbi_scratch *scratch, bool cold_boot);
|
|
|
|
/** Reset PMU during hart exit */
|
|
void sbi_pmu_exit(struct sbi_scratch *scratch);
|
|
|
|
/**
|
|
* Add the hardware event to counter mapping information. This should be called
|
|
* from the platform code to update the mapping table.
|
|
* @param eidx_start Start of the event idx range for supported counters
|
|
* @param eidx_end End of the event idx range for supported counters
|
|
* @param cmap A bitmap representing counters supporting the event range
|
|
* @return 0 on success, error otherwise.
|
|
*/
|
|
int sbi_pmu_add_hw_event_counter_map(u32 eidx_start, u32 eidx_end, u32 cmap);
|
|
|
|
/**
|
|
* Add the raw hardware event selector and supported counter information. This
|
|
* should be called from the platform code to update the mapping table.
|
|
* @param info a pointer to the hardware event info
|
|
* @return 0 on success, error otherwise.
|
|
*/
|
|
|
|
int sbi_pmu_add_raw_event_counter_map(uint64_t select, u32 cmap);
|
|
|
|
int sbi_pmu_ctr_read(uint32_t cidx, unsigned long *cval);
|
|
|
|
int sbi_pmu_ctr_stop(unsigned long cidx_base, unsigned long cidx_mask,
|
|
unsigned long flag);
|
|
|
|
int sbi_pmu_ctr_start(unsigned long cidx_base, unsigned long cidx_mask,
|
|
unsigned long flags, uint64_t ival);
|
|
|
|
int sbi_pmu_ctr_get_info(uint32_t cidx, unsigned long *ctr_info);
|
|
|
|
unsigned long sbi_pmu_num_ctr(void);
|
|
|
|
int sbi_pmu_ctr_cfg_match(unsigned long cidx_base, unsigned long cidx_mask,
|
|
unsigned long flags, unsigned long event_idx,
|
|
uint64_t event_data);
|
|
|
|
int sbi_pmu_ctr_incr_fw(enum sbi_pmu_fw_event_code_id fw_id);
|
|
|
|
#endif
|