mirror of
https://github.com/riscv-software-src/opensbi.git
synced 2025-08-24 15:31:22 +01:00
lib: sbi: pmu: Remove MIP clearing from pmu_sse_enable()
Clearing MIP at that point means that we can probably lose a pending interrupt. This should not happen, remove MIP clearing from there. Signed-off-by: Clément Léger <cleger@rivosinc.com> Reviewed-by: Atish Patra <atishp@rivosinc.com> Reviewed-by: Samuel Holland <samuel.holland@sifive.com> Link: https://lore.kernel.org/r/20250519083950.739044-3-cleger@rivosinc.com Signed-off-by: Anup Patel <anup@brainfault.org>
This commit is contained in:

committed by
Anup Patel

parent
b31a0a2427
commit
f30a54f3b3
@@ -1104,7 +1104,6 @@ static void pmu_sse_enable(uint32_t event_id)
|
||||
{
|
||||
unsigned long irq_mask = sbi_pmu_irq_mask();
|
||||
|
||||
csr_clear(CSR_MIP, irq_mask);
|
||||
csr_set(CSR_MIE, irq_mask);
|
||||
}
|
||||
|
||||
|
Reference in New Issue
Block a user