mirror of
https://github.com/riscv-software-src/opensbi.git
synced 2026-02-28 10:11:48 +00:00
lib: utils/serial: Add support for Altera JTAG UART
Altera provides a JTAG UART core that provides virtual UART over JTAG and can coexist with their virtual JTAG. [1] This core has already been supported by Linux and the programming interface has always been stable. Add support for it to OpenSBI to ease JTAG prototype bringing up. The driver follows the device tree binding in mainline Linux. [2] [1] https://docs.altera.com/r/docs/683130/25.3/embedded-peripherals-ip-user-guide/jtag-uart-core [2] https://github.com/torvalds/linux/blob/v6.19-rc1/Documentation/devicetree/bindings/serial/altr%2Cjuart-1.0.yaml Signed-off-by: Icenowy Zheng <zhengxingda@iscas.ac.cn> Reviewed-by: Anup Patel <anup@brainfault.org> Link: https://lore.kernel.org/r/20260104065506.70182-1-zhengxingda@iscas.ac.cn Signed-off-by: Anup Patel <anup@brainfault.org>
This commit is contained in:
committed by
Anup Patel
parent
ecdb6c90c8
commit
b07e449d15
@@ -9,6 +9,11 @@ config FDT_SERIAL
|
||||
|
||||
if FDT_SERIAL
|
||||
|
||||
config FDT_SERIAL_ALTR_JUART
|
||||
bool "Altera JTAG UART FDT driver"
|
||||
select SERIAL_ALTR_JUART
|
||||
default n
|
||||
|
||||
config FDT_SERIAL_CADENCE
|
||||
bool "Cadence UART FDT driver"
|
||||
select SERIAL_CADENCE
|
||||
@@ -56,6 +61,10 @@ config FDT_SERIAL_XILINX_UARTLITE
|
||||
|
||||
endif
|
||||
|
||||
config SERIAL_ALTR_JUART
|
||||
bool "Altera JTAG UART support"
|
||||
default n
|
||||
|
||||
config SERIAL_CADENCE
|
||||
bool "Cadence UART support"
|
||||
default n
|
||||
|
||||
Reference in New Issue
Block a user