mirror of
https://github.com/riscv-software-src/opensbi.git
synced 2025-11-22 19:01:33 +00:00
lib: sbi: Add SiFive proprietary xsfcflushdlone
Using ISA string "xsfcflushdlone" to detect the support of the SiFive L1D cache flush custom instruction. Reviewed-by: Cyan Yang <cyan.yang@sifive.com> Reviewed-by: Anup Patel <anup@brainfault.org> Signed-off-by: Nick Hu <nick.hu@sifive.com> Link: https://lore.kernel.org/r/20251020-cache-upstream-v7-5-69a132447d8a@sifive.com Signed-off-by: Anup Patel <anup@brainfault.org>
This commit is contained in:
@@ -81,6 +81,8 @@ enum sbi_hart_extensions {
|
|||||||
SBI_HART_EXT_SSCTR,
|
SBI_HART_EXT_SSCTR,
|
||||||
/** HART has Ssstateen extension **/
|
/** HART has Ssstateen extension **/
|
||||||
SBI_HART_EXT_SSSTATEEN,
|
SBI_HART_EXT_SSSTATEEN,
|
||||||
|
/** Hart has Xsfcflushdlone extension */
|
||||||
|
SBI_HART_EXT_XSIFIVE_CFLUSH_D_L1,
|
||||||
|
|
||||||
/** Maximum index of Hart extension */
|
/** Maximum index of Hart extension */
|
||||||
SBI_HART_EXT_MAX,
|
SBI_HART_EXT_MAX,
|
||||||
|
|||||||
@@ -715,6 +715,7 @@ const struct sbi_hart_ext_data sbi_hart_ext[] = {
|
|||||||
__SBI_HART_EXT_DATA(smctr, SBI_HART_EXT_SMCTR),
|
__SBI_HART_EXT_DATA(smctr, SBI_HART_EXT_SMCTR),
|
||||||
__SBI_HART_EXT_DATA(ssctr, SBI_HART_EXT_SSCTR),
|
__SBI_HART_EXT_DATA(ssctr, SBI_HART_EXT_SSCTR),
|
||||||
__SBI_HART_EXT_DATA(ssstateen, SBI_HART_EXT_SSSTATEEN),
|
__SBI_HART_EXT_DATA(ssstateen, SBI_HART_EXT_SSSTATEEN),
|
||||||
|
__SBI_HART_EXT_DATA(xsfcflushdlone, SBI_HART_EXT_XSIFIVE_CFLUSH_D_L1),
|
||||||
};
|
};
|
||||||
|
|
||||||
_Static_assert(SBI_HART_EXT_MAX == array_size(sbi_hart_ext),
|
_Static_assert(SBI_HART_EXT_MAX == array_size(sbi_hart_ext),
|
||||||
|
|||||||
Reference in New Issue
Block a user