Mirrors/opensbi
4
0
Fork 1
mirror of https://github.com/riscv-software-src/opensbi.git synced 2025-10-10 10:31:43 +01:00
Code Issues Packages Projects Releases Wiki Activity

platform: generic: Add Andes QiLai SoC support

Browse Source 
Extend generic platform to support Andes QiLai SoC.

Signed-off-by: Ben Zong-You Xie <ben717@andestech.com>
Reviewed-by: Anup Patel <anup@brainfault.org>
Link: https://lore.kernel.org/r/20250814104024.3374698-1-ben717@andestech.com
Signed-off-by: Anup Patel <anup@brainfault.org>
This commit is contained in:
Ben Zong-You Xie
2025-08-14 18:40:24 +08:00
committed by Anup Patel
parent 944db4eced
commit 8408845cc9
6 changed files with 96 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
platform/generic/include/andes/andes_pma.h
View File

@@ -19,6 +19,7 @@
#define ANDES_PMACFG_ETYP_NAPOT (3 << ANDES_PMACFG_ETYP_OFFSET)
#define ANDES_PMACFG_MTYP_OFFSET 2
#define ANDES_PMACFG_MTYP_DEV_NOBUF (0 << ANDES_PMACFG_MTYP_OFFSET)
/* Memory, Non-cacheable, Bufferable */
#define ANDES_PMACFG_MTYP_MEM_NON_CACHE_BUF (3 << ANDES_PMACFG_MTYP_OFFSET)

18
platform/generic/include/andes/qilai.h Normal file
View File

@@ -0,0 +1,18 @@
/*
* SPDX-License-Identifier: BSD-2-Clause
*
* Copyright (c) 2025 Andes Technology Corporation
*
*/
#ifndef __QILAI_H__
#define __QILAI_H__
#define PCIE0_BASE 0x1000000000ULL
#define PCIE0_SIZE 0x800000000ULL
#define PCIE1_BASE 0x1800000000ULL
#define PCIE1_SIZE 0x800000000ULL
#define PCIE2_BASE 0x2000000000ULL
#define PCIE2_SIZE 0x2000000000ULL
#endif