Mirrors/opensbi
3
0
Fork 1
mirror of https://github.com/riscv-software-src/opensbi.git synced 2026-09-29 19:01:47 +01:00
Code Issues Packages Projects Releases Wiki Activity

platform: generic: metanoia/mt2824: configure PMA for DSP memory regions

Browse Source 
Set up the memory attribute for the XOR RAM, MRAS memory, and RSC table
used by the DSPs as non-cacheable and bufferable during final init.

Signed-off-by: Benoît Monin <benoit.monin@bootlin.com>
Reviewed-by: Anup Patel <anup@brainfault.org>
Link: https://lore.kernel.org/r/20260902-mt2824-pma-v1-1-ada8f836365d@bootlin.com
Signed-off-by: Anup Patel <anup@brainfault.org>
This commit is contained in:
Benoît Monin
2026-09-28 18:06:25 +05:30
committed by Anup Patel
parent 2de7dfb681
commit 6ad246a149
1 changed files with 47 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
platform/generic/metanoia/mt2824/mt2824.c
+47
View File
@@ -6,13 +6,60 @@
* Jun Chang <jun.chang@metanoia-comm.com> * Jun Chang <jun.chang@metanoia-comm.com>
*/ */
#include <andes/andes_pma.h>
#include <andes/andes_pmu.h> #include <andes/andes_pmu.h>
#include <andes/andes_sbi.h> #include <andes/andes_sbi.h>
#include <platform_override.h> #include <platform_override.h>
#include <sbi_utils/fdt/fdt_helper.h>
#define MT2824_XOR_RAM_BASE 0x00100000ULL
#define MT2824_XOR_RAM_SIZE 0x00040000ULL
#define MT2824_MRAS_MEM_BASE 0x60000000ULL
#define MT2824_MRAS_MEM_SIZE 0x20000000ULL
#define MT2824_RSCTABLE_BASE 0x81000000ULL
#define MT2824_RSCTABLE_SIZE 0x00010000ULL
static const struct andes_pma_region metanoia_mt2824_pma_regions[] = {
{
.pa = MT2824_XOR_RAM_BASE,
.size = MT2824_XOR_RAM_SIZE,
.flags = ANDES_PMACFG_ETYP_NAPOT |
ANDES_PMACFG_MTYP_MEM_NON_CACHE_BUF,
},
{
.pa = MT2824_MRAS_MEM_BASE,
.size = MT2824_MRAS_MEM_SIZE,
.flags = ANDES_PMACFG_ETYP_NAPOT |
ANDES_PMACFG_MTYP_MEM_NON_CACHE_BUF,
},
{
.pa = MT2824_RSCTABLE_BASE,
.size = MT2824_RSCTABLE_SIZE,
.flags = ANDES_PMACFG_ETYP_NAPOT |
ANDES_PMACFG_MTYP_MEM_NON_CACHE_BUF,
},
};
static int metanoia_mt2824_final_init(bool cold_boot)
{
void *fdt = fdt_get_address_rw();
int rc;
/* Set the DSP memory regions attributes */
rc = andes_pma_setup_regions(fdt, metanoia_mt2824_pma_regions,
array_size(metanoia_mt2824_pma_regions));
if (rc)
return rc;
return generic_final_init(cold_boot);
}
static int metanoia_mt2824_platform_init(const void *fdt, int nodeoff, static int metanoia_mt2824_platform_init(const void *fdt, int nodeoff,
const struct fdt_match *match) const struct fdt_match *match)
{ {
generic_platform_ops.final_init = metanoia_mt2824_final_init;
generic_platform_ops.extensions_init = andes_pmu_extensions_init; generic_platform_ops.extensions_init = andes_pmu_extensions_init;
generic_platform_ops.pmu_init = andes_pmu_init; generic_platform_ops.pmu_init = andes_pmu_init;
generic_platform_ops.vendor_ext_provider = andes_sbi_vendor_ext_provider; generic_platform_ops.vendor_ext_provider = andes_sbi_vendor_ext_provider;