Mirrors/opensbi
1
0
Fork 1
mirror of https://github.com/riscv-software-src/opensbi.git synced 2025-08-24 23:41:23 +01:00
Code Issues Packages Projects Releases Wiki Activity

lib: sbi: Add BUG() macro for csr_read/write_num() and misa_string()

Browse Source 
We use BUG() macro in csr_read_num(), csr_write_num(), and
misa_string() functions for unhandled cases.

Signed-off-by: Xiang W <wxjstz@126.com>
Reviewed-by: Anup Patel <anup.patel@wdc.com>
This commit is contained in:
Xiang W
2021-09-16 12:32:50 +08:00
committed by Anup Patel
parent 12753d2256
commit 51113fe2a5
1 changed files with 4 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
lib/sbi/riscv_asm.c
View File

@@ -11,6 +11,7 @@
#include <sbi/riscv_encoding.h> #include <sbi/riscv_encoding.h>
#include <sbi/sbi_error.h> #include <sbi/sbi_error.h>
#include <sbi/sbi_platform.h> #include <sbi/sbi_platform.h>
#include <sbi/sbi_console.h>
/* determine CPU extension, return non-zero support */ /* determine CPU extension, return non-zero support */
int misa_extension_imp(char ext) int misa_extension_imp(char ext)
@@ -75,6 +76,7 @@ void misa_string(int xlen, char *out, unsigned int out_sz)
out[pos++] = '8'; out[pos++] = '8';
break; break;
default: default:
BUG();
return; return;
} }
} }
@@ -134,6 +136,7 @@ unsigned long csr_read_num(int csr_num)
#endif #endif
default: default:
BUG();
break; break;
}; };
@@ -197,6 +200,7 @@ void csr_write_num(int csr_num, unsigned long val)
switchcase_csr_write_16(CSR_MHPMEVENT16, val) switchcase_csr_write_16(CSR_MHPMEVENT16, val)
default: default:
BUG();
break; break;
}; };