Mirrors/opensbi
1
0
Fork 1
mirror of https://github.com/riscv-software-src/opensbi.git synced 2025-08-24 15:31:22 +01:00
Code Issues Packages Projects Releases Wiki Activity

lib: irqchip/imsic: configure mstateen

Browse Source 
When mstateen registers are implemented, the AIA related
configurations need to be done in mstateen for the IMSIC
initialization to succeed.

Signed-off-by: Mayuresh Chitale <mchitale@ventanamicro.com>
Reviewed-by: Xiang W <wxjstz@126.com>
Reviewed-by: Anup Patel <anup@brainfault.org>
This commit is contained in:
Mayuresh Chitale
2022-04-11 08:34:17 +05:30
committed by Anup Patel
parent d44568a0f2
commit 3383d6a4d1
1 changed files with 6 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
lib/sbi/sbi_hart.c
View File

@@ -98,6 +98,12 @@ static void mstatus_init(struct sbi_scratch *scratch)
mstateen_val |= SMSTATEEN0_HSENVCFG; mstateen_val |= SMSTATEEN0_HSENVCFG;
else else
mstateen_val &= ~SMSTATEEN0_HSENVCFG; mstateen_val &= ~SMSTATEEN0_HSENVCFG;
if (sbi_hart_has_feature(scratch, SBI_HART_HAS_AIA))
mstateen_val |= (SMSTATEEN0_AIA | SMSTATEEN0_SVSLCT |
SMSTATEEN0_IMSIC);
else
mstateen_val &= ~(SMSTATEEN0_AIA | SMSTATEEN0_SVSLCT |
SMSTATEEN0_IMSIC);
csr_write(CSR_MSTATEEN0, mstateen_val); csr_write(CSR_MSTATEEN0, mstateen_val);
#if __riscv_xlen == 32 #if __riscv_xlen == 32
csr_write(CSR_MSTATEEN0H, mstateen_val >> 32); csr_write(CSR_MSTATEEN0H, mstateen_val >> 32);