Mirrors/opensbi
4
0
Fork 1
mirror of https://github.com/riscv-software-src/opensbi.git synced 2025-12-10 01:31:43 +00:00
Code Issues Packages Projects Releases Wiki Activity

platform: generic: renesas: rzfive: Configure the PMA region

Browse Source 
On the Renesas RZ/Five SoC by default we want to configure 128MiB of memory
ranging from 0x58000000 as a non-cacheable + bufferable region in the PMA
and populate this region as PMA reserve DT node with shared DMA pool and
no-map flags set so that Linux drivers requesting any DMA'able memory go
through this region.

PMA node passed to the above stack:

        reserved-memory {
            #address-cells = <2>;
            #size-cells = <2>;
            ranges;

            pma_resv0@58000000 {
                compatible = "shared-dma-pool";
                reg = <0x0 0x58000000 0x0 0x08000000>;
                no-map;
                linux,dma-default;
            };
        };

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Yu Chien Peter Lin <peterlin@andestech.com>
Reviewed-by: Anup Patel <anup@brainfault.org>
This commit is contained in:
Lad Prabhakar
2023-02-13 21:51:10 +00:00
committed by Anup Patel
parent c10095132a
commit 2491242282
2 changed files with 22 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
platform/generic/Kconfig
View File

@@ -35,6 +35,7 @@ config PLATFORM_ANDES_AE350
config PLATFORM_RENESAS_RZFIVE config PLATFORM_RENESAS_RZFIVE
bool "Renesas RZ/Five support" bool "Renesas RZ/Five support"
select ANDES45_PMA
default n default n
config PLATFORM_SIFIVE_FU540 config PLATFORM_SIFIVE_FU540

21
platform/generic/renesas/rzfive/rzfive.c
View File

@@ -4,10 +4,30 @@
* *
*/ */
#include <andes/andes45_pma.h>
#include <platform_override.h> #include <platform_override.h>
#include <sbi/sbi_domain.h> #include <sbi/sbi_domain.h>
#include <sbi_utils/fdt/fdt_helper.h> #include <sbi_utils/fdt/fdt_helper.h>
static const struct andes45_pma_region renesas_rzfive_pma_regions[] = {
{
.pa = 0x58000000,
.size = 0x8000000,
.flags = ANDES45_PMACFG_ETYP_NAPOT |
ANDES45_PMACFG_MTYP_MEM_NON_CACHE_BUF,
.dt_populate = true,
.shared_dma = true,
.no_map = true,
.dma_default = true,
},
};
static int renesas_rzfive_final_init(bool cold_boot, const struct fdt_match *match)
{
return andes45_pma_setup_regions(renesas_rzfive_pma_regions,
array_size(renesas_rzfive_pma_regions));
}
int renesas_rzfive_early_init(bool cold_boot, const struct fdt_match *match) int renesas_rzfive_early_init(bool cold_boot, const struct fdt_match *match)
{ {
/* /*
@@ -34,4 +54,5 @@ static const struct fdt_match renesas_rzfive_match[] = {
const struct platform_override renesas_rzfive = { const struct platform_override renesas_rzfive = {
.match_table = renesas_rzfive_match, .match_table = renesas_rzfive_match,
.early_init = renesas_rzfive_early_init, .early_init = renesas_rzfive_early_init,
.final_init = renesas_rzfive_final_init,
}; };