|Eyck Jentzsch 18976e2ce4||há 1 mês|
|.settings||há 2 anos|
|gen_input||há 1 mês|
|incl||há 1 mês|
|softfloat||há 2 meses|
|src||há 1 mês|
|.clang-format||há 2 anos|
|.cproject||há 1 ano|
|.gitignore||há 1 ano|
|.project||há 2 anos|
|CMakeLists.txt||há 2 meses|
|CMakeLists.txt.orig||há 1 ano|
|LICENSE||há 2 anos|
|README.md||há 7 meses|
Core of an instruction set simulator based on DBT-RISE implementing the RISC-V ISA. The project is hosted at https://git.minres.com/DBT-RISE/DBT-RISE-RISCV .
This repo contains only the code of the RISC-V ISS and can only be used with the DBT_RISE. A complete VP using this ISS can be found at https://git.minres.com/VP/RISCV-VP which models SiFives FE310 controlling a brushless DC (BLDC) motor.
This library provide the infrastructure to build RISC-V ISS. Currently part of the library are the following implementations adhering to version 2.2 of the 'The RISC-V Instruction Set Manual Volume I: User-Level ISA':
All pass the respective compliance tests. Along with those ISA implementations there is a wrapper implementing the M/S/U modes inlcuding virtual memory management and CSRs as of privileged spec 1.10. The main.cpp in src allows to build a standalone ISS when integrated into a top-level project. For further information please have a look at https://git.minres.com/VP/RISCV-VP.
Last but not least an SystemC wrapper is provided which allows easy integration into SystemC based virtual platforms.
Since DBT-RISE uses a generative approch other needed combinations or custom extension can be generated. For further information please contact email@example.com.