Não pode escolher mais do que 25 tópicos Os tópicos devem começar com uma letra ou um número, podem incluir traços ('-') e podem ter até 35 caracteres.
 
 
 
 
Eyck Jentzsch 18976e2ce4 adapt to newer gdb protocol há 1 mês
.settings Adapted generated code to support translation block linking há 2 anos
gen_input adapt to newer gdb protocol há 1 mês
incl adapt to newer gdb protocol há 1 mês
softfloat modernize build system and cleanup dependencies há 2 meses
src add backend selection há 1 mês
.clang-format Added clang-format formatting há 2 anos
.cproject reorganized layout to only contain risc-v stuff há 1 ano
.gitignore reorganized layout to only contain risc-v stuff há 1 ano
.project Updated Eclipse project name há 2 anos
CMakeLists.txt [WIP] há 2 meses
CMakeLists.txt.orig reorganized layout to only contain risc-v stuff há 1 ano
LICENSE Initial commit há 2 anos
README.md Updated description and added reference to VP há 7 meses

README.md

DBT-RISE-RISCV

Core of an instruction set simulator based on DBT-RISE implementing the RISC-V ISA. The project is hosted at https://git.minres.com/DBT-RISE/DBT-RISE-RISCV .

This repo contains only the code of the RISC-V ISS and can only be used with the DBT_RISE. A complete VP using this ISS can be found at https://git.minres.com/VP/RISCV-VP which models SiFives FE310 controlling a brushless DC (BLDC) motor.

This library provide the infrastructure to build RISC-V ISS. Currently part of the library are the following implementations adhering to version 2.2 of the 'The RISC-V Instruction Set Manual Volume I: User-Level ISA':

  • RV32IMAC
  • RV32GC
  • RC64I
  • RV64GC

All pass the respective compliance tests. Along with those ISA implementations there is a wrapper implementing the M/S/U modes inlcuding virtual memory management and CSRs as of privileged spec 1.10. The main.cpp in src allows to build a standalone ISS when integrated into a top-level project. For further information please have a look at https://git.minres.com/VP/RISCV-VP.

Last but not least an SystemC wrapper is provided which allows easy integration into SystemC based virtual platforms.

Since DBT-RISE uses a generative approch other needed combinations or custom extension can be generated. For further information please contact info@minres.com.